IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application for

Method and Device for a Context-based Memory Management System

Invention of:

Boris Ostrovsky
17 Beechwood Ave
Sudbury, MA 01776
US citizen

Daniel R Cassiday
167 Haverhill Road
Topsfield, MA 01983
US citizen

John R. Feehrer
119 Carlisle Rd.
Westford, MA 01886
US citizen

David A. Wood
2115 Bascom Street
Madison, WI 53705
US citizen

Pazhani Pillai
158 Concord Rd., Apt H6
Billerica, MA 01821
US citizen

Christopher J. Jackson
2 Mamie Lane
Westford MA 01886
US citizen

Mark Donald Hill
2124 Chamberlain Ave.
Madison, WI 53705
US citizen

Attorney docket number:
2442/126
P6154

Attorneys:
Bromberg & Sunstein LLP
125 Summer Street
Boston, MA 02110-1618
Tel: (617) 443-9292
Fax: (617) 443-0004

Method and Device for a Context-based Memory Management System

5

Technical Field

The present invention relates to methods and devices for controlling access to physical memory in computer systems using virtual memory techniques.

10 ### Background Art

To allow many processes to share a limited amount of physical memory in a computer system, modern operating systems (such as Sun Microsystem's Solaris™ operating system ("OS")) implement virtual memory, which provides a mapping between a process's virtual address

15 space and physical addresses. The operation of virtual memory in a computer system is described in John L. Hennessey and David A. Patterson, Computer Architecture: A Quantitative Approach, pp. 427-472 (2d ed. 1995), which is incorporated herein by reference.

Since more than one process may map its virtual addresses to the

20 same physical location, tagging is necessary to identify which process is currently attempting to access memory. These tags are referred to as contexts. When a process attempts to access a (virtual) address, the process presents this address and the context to a memory management unit ("MMU"). The MMU then consults appropriate data structures that

25 store either all or some subset of virtual-to-physical translations used by the system. These data structures may, for example, be organized as a table, a hierarchy of tables or a linked list. These data structures will be referred to hereafter as "mapping structures." Such address translations are often cached in a special mapping structure called a translation

30 lookaside buffer ("TLB"), which may have hardware support for speed of accessing translation entries.

1

The operating system may need to invalidate (demap) the address space of a particular process. Demapping may occur, for example, when a process exits and the OS decides to reuse the context for another process. If the mapping structure resides in memory, rather than in special

5   purpose hardware that supports associative searching, demapping a context may require scanning the whole mapping structure. For very large mapping structures, scanning the structure can present a performance problem. For example, the OS needs to be certain that a context demapping operation has completed before the OS can proceed.

10   Otherwise, another mapping for the same context and virtual address can be created, and, if two mappings exist, incorrect translations can occur. The scanning process to demap a process may take a long time to complete, degrading system performance. If the memory that stores the mapping structure is also used for other data, attempting to complete the

15   demapping process as soon as possible will consume a substantial portion of the memory bandwidth, delaying satisfaction of requests from other clients trying to access non-mapping-structure data.

Summary of the Invention

20   In accordance with an embodiment of the present invention, a method is presented for controlling virtual memory in a computer system with a plurality of process contexts. The system contains an address translation mapping structure with a plurality of address translation entries. Each translation entry includes a validity flag and a mapping

25   indicator. A mapping indicator and a cleanup indicator are also maintained for each process context in a context table. When each translation entry is initialized, the entry's validity flag is set and the mapping indicator is set equal to the mapping indicator for the associated context. A process context is demapped by changing the mapping

30   indicator for the context and the cleanup indicator for the context. Memory accesses using a translation entry associated with the demapped

2

context are invalidated since the mapping indicator for the entry does not match the mapping indicator for the context. This embodiment advantageously invalidates all the mapping structure entries associated with a demapped context by changing a single indicator.

5   In a further embodiment of the invention, a background process scans the cleanup indicator for each context. When the cleanup indicator for any context indicates that the context has been demapped, the process scans the mapping structure. The validity flag for an entry is cleared if the mapping indicator for the entry does not match the context

10   mapping indicator for its associated context. All of the cleanup indicators that indicated that the associated context had been demapped at the start of the scan of the mapping structure are changed to indicate the background process was run, when the scan is completed.

        In a memory management device embodiment of the present

15   invention for a computer system, a mapping structure with a plurality of translation entries is included. Each translation entry includes a validity flag and a mapping indicator. A context mapping indicator and a cleanup indicator are provided for each of a plurality of process contexts in a context table. Logic is included that loads each translation entry by

20   setting the entry's validity flag and setting the mapping indicator for the entry equal to the mapping indicator for the associated context. Logic is included that demaps a process context by changing the mapping indicator for the context and the cleanup indicator for the context. Logic is further included that invalidates memory accesses that require

25   translation entries associated with the demapped context, by checking that the mapping indicator for the entry does not match the mapping indicator for the context.

Brief Description of the Drawings

30   The foregoing features of the invention will be more readily understood by reference to the following detailed description, taken with

3

reference to the accompanying drawings, in which:

Fig. 1 is a flow chart illustrating loading mapping structure entries according to an embodiment of the invention;

Fig. 2 is a block diagram for a portion of a memory management

5   unit that includes a context table and a mapping table according to an embodiment of the invention;

Fig. 3 is a flow diagram illustrating a memory access operation;

Fig. 4 is a flow diagram illustrating a context demapping operation; and

10   Fig. 5 is a flow diagram showing maintenance of the mapping structure.

Detailed Description of Specific Embodiments

Fig.1. shows a method for controlling virtual memory in a computer system have a plurality of process contexts according to an

15   embodiment of the present invention. Fig. 2 shows a portion of a memory management unit **100** employed in the method. A context table **110** contains an entry **120** for each context in the system. Each context table entry **120** includes a context mapping indicator **122** and a cleanup indicator **124**. Note that as used in this description and in any appended

20   claims, the term "indicator" will be understood to include a single-bit indicator, a multi-bit-indicator, a counter or any other structure that can denote a plurality of states for a variable. The unit also includes a mapping structure in the form of a table **126**. Note that as used in this description and in any appended claims, the term "mapping structure"

25   will be understood to include a table, a hierarchy of tables, a linked list or any other data structure that can include a collection of address translation entries. When the system needs to load a mapping structure entry, a mapping structure entry load operation is initiated **200**. As each entry **140** in the mapping structure **126** is loaded with a virtual address

30   **136** corresponding to a physical memory address **138** for the associated context, a validity flag **130** and a context tag **134** for the entry **140** are

4

set **220**. The translation entry mapping indicator **132** is set equal **220** to the context mapping indicator **122** for the associated context. The context tag **134** uniquely identifies one of the process contexts that will be associated with the mapping structure entry. If more entries need to

5 be loaded **225**, the process **220** is repeated. The mapping structure entry load operation is then complete **235**.

In a specific embodiment of the present invention, the mapping structure comprises a translation lookaside buffer, that is used to cache address translations.

10 In another specific embodiment of the present invention, the mapping structure comprises a table or a hierarchy of tables.

In a further specific embodiment, the cleanup indicator for each context, the mapping indicator for each context, the mapping indicator for each translation entry and the validity flag for each translation entry

15 are each a single bit.

As shown in Fig. 3, a memory access for a given context and virtual address is initiated **400** by reading a selected entry **140** in the mapping structure. The entry is selected by matching the context tag for the given context and the target virtual address with the context tag and virtual address tag in each entry. The validity flag **130** is checked for the entry

20 **410** and if the flag is cleared, logic in the memory management unit responds with a fault condition **440**. If the validity flag is set, then logic checks the mapping indicator for the entry **420**, and if the mapping indicator **132** for the entry does not match the context mapping indicator

25 **122** for the associated context, logic responds with a fault condition **440**. This fault condition **440** can
be handled using software, hardware, or a combination of hardware and software. Otherwise, memory is accessed **430** and the memory access operation is completed **450**.

30 When a given process context needs to be demapped, a context demapping operation begins **300**, as shown in Fig. 4. This operation will

first be described for an embodiment where the mapping indicator and the cleanup indicator are represented by flags that are either set or cleared. If the cleanup flag for the context is in a "cleared" state **310**, the context mapping flag **122** for the given context is toggled **320**. When a

5   memory access is attempted to any location associated with the given context, a fault condition will occur since the given context mapping flag **122** will not equal **420** the translation entry mapping flag **132**. Thus, a context demapping operation is quickly completed **330** without the need to access and invalidate every mapping structure entry for the given

10   context. Further, the context tag for the demapped context may be immediately used for mapping a new process. This follows since the entries currently in the mapping structure corresponding to the demapped context cannot be used to generate a valid memory access, since the mapping flags for these entries do not match the mapping flag

15   for the demapped context. These entries can be used to generate a valid memory access <u>only</u> after a given entry has been reloaded and the given entry's mapping flag has been set equal to an associated context's mapping flag. The cleanup flag is set **320** and the demapping operation is complete **330**.

20   In this embodiment, if the cleanup flag for the context is in a "set" state **310** when the demapping operation **300** begins, the previous demap operation is still in progress and the system waits **315**.

       Maintenance of the mapping structure **126** for this embodiment can run as a lower priority background process **500**, as shown in Fig. 5.

25   The context table **110** is scanned **510** to see if the cleanup flag **124** for any context is set. If not, the mapping structure maintenance operation exits **570**, the operation to be run again periodically. If any cleanup flag **124** is set, a list of the contexts whose cleanup flags are set, is stored. The mapping structure is then scanned to identify entries where the

30   mapping flag **132** for the entry does not equal **530** the associated context mapping flag **122**. For each such entry **140**, the validity flag is cleared

6

540 and the scan continues **520**. When the scan is completed **550**, the cleanup flag **124** is cleared **560** for each context **120** whose cleanup flag was set when the context structure was scanned **510**.

The demapping operation **300** and the maintenance of the mapping structure operation **500** can be generalized for those cases where the mapping indicators and cleanup indicators can assume more than two states, such as the case where these indicators are multi-bit counters. In such an embodiment of the present invention, additional "versions" of a context are available for mapping before the maintenance operation **500** is run, i.e. a context tag can be reused unless the cleanup indicator indicates that all of the context versions have been demapped and the maintenance operation **500** has not been run. If the cleanup indicator for the context indicates that additional context versions are available for use, the context mapping indicator **122** for the given context is changed. When a memory access is attempted to any location associated with the given context version, a fault condition will occur since the given context mapping indicator **122** will not equal **420** the translation entry mapping indicator **132**. Thus, a context demapping operation is quickly completed without the need to access and invalidate every mapping structure entry for the given context. Further, the context tag for the demapped context may be immediately used for mapping a new process. The cleanup indicator is changed **320** and the demapping operation is complete **330**.

If the cleanup indicator for the context indicates that all of the context versions have been demapped and the maintenance operation **500** has not been completed, when the demapping operation **300** begins, a previous demap operation is still in progress and the system waits.

For example, in a specific embodiment, the mapping and cleanup indicators are wrap-around counters. Each indicator has a maximum value of MAX_VALUE and is initially set to zero. A context version can be demapped by incrementing the mapping indicator and cleanup indicator

7

for the context, after checking that the cleanup indicator does not equal MAX_VALUE. When the maintenance operation **500** runs, the current cleanup indicator value for each context is stored at the beginning of the scan of the mapping structure. When the scan of the mapping structure

5 is completed, the cleanup indicator for each context is decremented by the cleanup indicator value as it was stored at the start of the scan.

If the cleanup indicator for the context equals MAX_VALUE when the demapping operation **300** begins, no further versions of the context are available to map the context and the system waits until the

10 maintenance operation is run to free-up more versions of the context. Embodiments of the present invention that permit the cleanup and mapping indicators for a context to assume more than two values advantageously allow the maintenance operation **500** to be run less frequently.

15 The foregoing embodiments are used to illustrate the use of mapping and cleanup indicators and are not intended to limit the scope of the present invention. Other equivalent variants of the present invention using cleanup and mapping indicators can be employed without departing from the true scope of the present invention.

20 It should be noted that the flow diagrams are used herein to demonstrate various aspects of the invention, and should not be construed to limit the present invention to any particular logic flow or logic implementation. The described logic may be partitioned into different logic blocks (e.g., programs, modules, functions, or subroutines)

25 without changing the overall results or otherwise departing from the true scope of the invention. Oftentimes, logic elements may be added, modified, omitted, performed in a different order, or implemented using different logic constructs (e.g., logic gates, looping primitives, conditional logic, and other logic constructs) without changing the overall results or

30 otherwise departing from the true scope of the invention.

The present invention may be embodied in many different forms,

8

including, but in no way limited to, computer program logic for use with a processor (*e.g.*, a microprocessor, microcontroller, digital signal processor, or general purpose computer), programmable logic for use with a programmable logic device (*e.g.*, a Field Programmable Gate Array

5   (FPGA) or other PLD), discrete components, integrated circuitry (*e.g.*, an Application Specific Integrated Circuit (ASIC)), or any other means including any combination thereof.

Computer program logic implementing all or part of the functionality previously described herein may be embodied in various

10 forms, including, but in no way limited to, a source code form, a computer executable form, and various intermediate forms (*e.g.*, forms generated by an assembler, compiler, linker, or locator.) Source code may include a series of computer program instructions implemented in any of various programming languages (e.g., an object code, an assembly

15 language, or a high-level language such as Fortran, C, C++, JAVA, or HTML) for use with various operating systems or operating environments. The source code may define and use various data structures and communication messages. The source code may be in a computer executable form (*e.g.*, via an interpreter), or the source code may be

20 converted (*e.g.*, via a translator, assembler, or compiler) into a computer executable form.

The computer program may be fixed in any form (*e.g.*, source code form, computer executable form, or an intermediate form) either permanently or transitorily in a tangible storage medium, such as a

25 semiconductor memory device (*e.g.*, a RAM, ROM, PROM, EEPROM, or Flash-Programmable RAM), a magnetic memory device (*e.g.*, a diskette or fixed disk), an optical memory device (*e.g.*, a CD-ROM), a PC card (*e.g.*, PCMCIA card), or other memory device. The computer program may be fixed in any form in a signal that is transmittable to a computer using

30 any of various communication technologies, including, but in no way limited to, analog technologies, digital technologies, optical technologies,

9

wireless technologies, networking technologies, and internetworking technologies. The computer program may be distributed in any form as a removable storage medium with accompanying printed or electronic documentation (*e.g.*, shrink wrapped software or a magnetic tape),

5   preloaded with a computer system (*e.g.*, on system ROM or fixed disk), or distributed from a server or electronic bulletin board over the communication system (*e.g.*, the Internet or World Wide Web.)

Hardware logic (including programmable logic for use with a programmable logic device) implementing all or part of the functionality

10   previously described herein may be designed using traditional manual methods, or may be designed, captured, simulated, or documented electronically using various tools, such as Computer Aided Design (CAD), a hardware description language (*e.g.*, VHDL or AHDL), or a PLD programming language (e.g., PALASM, ABEL, or CUPL.)

15   The present invention may be embodied in other specific forms without departing from the true scope of the invention. The described embodiments are to be considered in all respects only as illustrative and not restrictive.